(19)

(11) EP 1 357 611 A1

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

- (43) Date of publication: 29.10.2003 Bulletin 2003/44
- (21) Application number: 02760562.5
- (22) Date of filing: 07.08.2002

- (51) Int Cl.7: **H01L 41/09**, H01L 41/24, G01P 9/04, G01C 19/56
- (86) International application number: PCT/JP02/08056
- (87) International publication number: WO 03/019690 (06.03.2003 Gazette 2003/10)
- (84) Designated Contracting States:

 AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
 IE IT LI LU MC NL PT SE TR
- (30) Priority: 27.08.2001 JP 2001255689 15.10.2001 JP 2001316431
- (71) Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
 Kadoma-shi, Osaka 571-8501 (JP)
- (72) Inventor: NAKATANI, Masaya Takarazuka-shi, Hyogo 665-0054 (JP)
- (74) Representative: Schuster, Thomas, Dipl.-Phys. Grünecker, Kinkeldey, Stockmair & Schwanhäusser
 Anwaltssozietät
 MaxImilianstrasse 58
 80538 München (DE)


(54) PIEZOELECTRIC FUNCTIONAL PART AND METHOD OF MANUFACTURING THE PART


(57) A piezoelectric device includes a substrate, a buffer layer on the substrate, a lower electrode layer on the buffer layer, a piezoelectric layer on the lower electrode layer, and an upper electrode layer on the piezoelectric layer. The piezoelectric layer has a base portion

extending outwardly at its lower portion of its periphery.

The piezoelectric device provides enhanced bonding strength between the substrate and the stacked structure including the upper electrode layer, the lower electrode layer, and the piezoelectric layer.

FIG. 14





FP03-0299 -00EP-TP

06, 2,20

SEARCH REPORT

EP 1 357 611 A

10

15

30

40

Description

TECHNICAL FIELD

[0001] The present invention relates to piezoelectric devices, such as a sensor, an actuator, memory, and an optical switch, and to a method of manufacturing the device.

1

BACKGROUND ART

[0002] A conventional piezoelectric device includes a substrate, a lower electrode layer on a surface of the substrate, a piezoelectric layer, and an upper electrode layer which are stacked in this order. When a voltage is applied to the upper electrode layer, the piezoelectric layer deforms due to an electric field developed between the upper and lower layers, thereby providing the device with a variety of functions.

[0003] In the conventional piezoelectric device, however, a stacked structure including the upper and lower electrode layers and the piezoelectric layer has poor strength in bonding with the substrate. Applying the voltage to the upper and lower layers deforms the piezoelectric layer, and this causes stress to the substrate. In the conventional piezoelectric device, the upper and lower electrode layers and the piezoelectric layer, being sized substantially the same, are bonded with the substrate. The poor bonding between the lower electrode layer and the substrate causes them to be peeled off.

DISCLOSURE OF THE INVENTION ...

"如海州海州东北州"。山州中华公司,中国一个山 [0004] A piezoelectric device includes a substrate, a lower electrode layer over the substrate, a piezoelectric layer disposed on the lower electrode layer and having a base portion outwardly extending at a portion toward the lower electrode layer, an upper electrode layer on the piezoelectric layer. The base portion is formed at a lower portion of a peripheral face of the piezoelectric layer and extends outwardly from the peripheral face. The piezoelectric layer and the lower electrode layer have areas larger than an area of the upper electrode layer, enhancing strength in bonding. The extending base portion lengthens a creeping distance between the upper and lower electrode layers, thus protecting the electrode layers from being short circuited between the electrode layers.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005]

Fig. 1 is a perspective view of an angular velocity sensor according to an exemplary embodiment of the present invention.

Fig. 2 is an exploded perspective view of the angular velocity sensor according to the embodiment.

Fig. 3 is a flow chart of a process for manufacturing the angular velocity sensor according to the embodiment.

Fig. 4 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 5 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 6 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 7 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 8 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 9 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 10 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 11 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 12 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 13 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 14 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 15 is a sectional view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 16 is a perspective view of the angular velocity sensor for showing the process according to the embodiment.

Fig. 17 is a perspective view of the angular velocity sensor for showing the process according to the embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENT

[0006] Fig. 1 shows an angular velocity sensor as a piezoelectric device of an exemplary embodiment of the present invention. As shown in an exploded perspective view of Fig. 2, the angular velocity sensor includes a tuning-fork-shaped substrate 1 made of silicon, and further includes a buffer layer 2; a lower electrode layer 3; a piezoelectric layer 4; and an upper electrode layer 5, which are stacked on the substrate in this order.

[0007] An operation of the angular velocity sensor for detecting an angular velocity will be described with ref-

10

15

erence to Fig. 1. The upper electrode layer 5 includes an exciting electrode 5A and a detecting electrode 5B. which are disposed opposite to the lower electrode layer 3 as to sandwich the piezoelectric layer 4 with the layer 3. A voltage applied to an area between the exciting electrode 5A and the lower electrode layer 3 expands and contracts the piezoelectric layer 4 sandwiched between the layers 5A and 3, thereby deforming two arms 10A and 10B of the tuning-fork-shaped substrate 1. The arms 10A and 10B vibrate laterally against the tuningfork shape. When an angular velocity having its axis parallel to the arms 10A and 10B is applied, the arms have a warp in the direction perpendicular to the axis of the angular velocity and a vibrating direction of the arms. The amount of the warp is detected by the detecting electrode 5B. In the angular velocity sensor, excitation for the arms 10A and 10B and the amount of the angular velocity are detected through the piezoelectric layer 4. [0008] The angular velocity sensor will be described in detail with reference to Fig. 2. The angular velocity sensor includes the tuning-fork-shaped substrate 1 made of silicon, the buffer layer 2 on the substrate, and the lower electrode layer 3 on the layer 2. Each of the layers 2 and 3 has a shape substantially identical to that of the substrate 1. The sensor further includes the piezoelectric layer 4 on the lower electrode layer 3 and the upper electrode layer 5 on the piezoelectric layer 4. The piezoelectric layer 4 has its upper portion having a shape identical to that of the upper electrode layer 5 and its lower portion having a shape identical to that of the lower electrode layer 3, as shown in Fig. 2. The lower portion of the piezoelectric layer 4 has a larger area outwardly extending as a base portion (which will be de- ; ; :: scribed later). The lower electrode layer 3 beneath the piezoelectric layer 4 has a substantial area since having 35 the same shape as the layer 4 having the base portion, thus being bonded on the substrate 1 the buffer layer 2 securely. Therefore, even if the piezoelectric layer 4 expands and contracts by applying the voltage between the upper layer 5 and the lower layer 3, its stacked structure is hardly peeled off from the substrate 1. Furthermore, the extended base portion lengthens a creeping distance between the upper layer 5 and the lower electrode layer 3, thus protecting the electrode layers from being short circuited between the layers

[0009] The buffer layer 2 of the angular velocity sensor is made of one of NiO, CoO, MgO, and Ti. The lower electrode layer 3 is made of Pt. The piezoelectric layer 4 is made of lead titanate zirconate. The upper electrode layer is made of Au. The piezoelectric layer 4 is thicker than the buffer layer 2, the lower electrode layer 3, and the upper electrode layer 5. The thickness allows the piezoelectric layer 4 to have the outwardly extending base portion formed easily. The base portion lengthens the creeping distance between the upper and lower layers 5 and 3, thus protecting the electrode layers 5 and 3 from short-circuit between the electrode layers.

[0010] An auxiliary electrode 6 shown in Figs. 1 and

2 is formed to lead the lower electrode layer 3 to a surface.

[0011] A method of manufacturing the angular velocity sensor will be described with reference to accompanying drawings. Although plural angular velocity sensors are simultaneously formed on a substrate in a manufacturing process, an explanation is given to one of them. Fig. 3 illustrates the process of manufacturing the angular velocity sensor according to the embodiment. A procedure of the manufacturing will be explained with reference to Figs. 4 through 15.

[0012] First, the buffer layer 2 of NiO is formed on a surface of a silicon-made substrate 1, as shown in Fig. 4, so that NiO has a crystal orientation of (1, 0, 0) (STEP 1 of Fig. 3). The buffer layer 2 is formed by metal organic chemical vapor deposition (MOCVD) employing gas, such as sublimated and vaporized nickel acetylacetonate. Next, the lower electrode layer 3 is formed by sputtering Pt, as shown in Fig. 5 (STEP 2 of Fig. 3). Then, as shown in Fig. 6, the piezoelectric layer 4 is formed by sputtering lead titanate zirconate (STEP 3 of Fig. 3). Then, in Fig. 7, the upper electrode layer 5 is formed by sputtering or vacuum evaporation of Au (STEP 4 of Fig. 3).

[0013] For forming the gold (Au) layer is formed, thin chromium (Cr)-layer or titanium (Ti)-layer preferably formed on the substrate before the Au-layer is provided. The layers allow the Au-layer to have higher strength in bonding. According to an experiment by the inventor, the Ti-layer having a thickness ranging from about 20 to 100Å on the substrate by vacuum evaporation provides sufficient adhesion. In conventional piezoelectric devices, it has been difficult to form a piezoelectric layer 4 exhibiting high piezoelectric characteristics on a siliconmade substrate 1. However, the buffer layer 2 described above allows the piezoelectric layer 4 to be made of lead titanate zirconate, thereby providing excellent piezoelectric characteristics.

[0014] Figs. 8 through 15 shows sectional views of the arms 10A and 10B of tuning-fork-shaped portion in Fig. 1. Throughout the drawings, the left side of a drawing corresponds to the arm 10A of Fig. 1, while the right side corresponds to the arm 10B of Fig 1.

[0015] Following to STEP 4 of Fig. 3, as shown in Fig. 8, a first resist film 7 is formed on the upper electrode layer 5 (STEP 5 of Fig. 3). Then, in Fig. 9, the electrode layer 5 and the piezoelectric layer 4 are etched by dry etching (STEP 6 of Fig. 3). In this process, the etching is stopped in the piezoelectric layer 4 before the etching is performed to the lower electrode layer 3. Next, as shown in Fig. 10, the first resist film 7 is peeled off from the upper electrode layer 5 (STEP 7 of Fig. 3), and thereby, the upper electrode layer 5 is separated into the exciting electrode 5A and the detecting electrode 5B. Then, as shown in Fig. 11, a second resist film 8 is formed on the upper electrode layer 5. A periphery of the film 8 covers the etched edge of the upper electrode layer 5 and an etched side face a small portion of the

etched surface of the piezoelectric layer 4 (STEP 8 of Fig. 3). Next, as shown in Fig. 12, the piezoelectric layer 4, the lower electrode layer 3, and the buffer layer 2 are etched away so that the substrate 1 is exposed (STEP 9 of Fig. 3).

[0016] The process above allows the piezoelectric layer 4 to have the base portion 4a extending outwardly at its lower portion of the periphery, as shown in section A of Fig. 14. The piezoelectric layer 4 having the base potion securely contacts the lower electrode layer 3 through a sufficient area. According to an experiment by the inventor, the piezoelectric layer 4 having no base portion was easily stripped off, while the layer 4 having the base portion was hardly stripped off.

[0017] Following STEP 9, the silicon-made substrate 1 is etched by dry etching (STEP 10 of Fig. 3). In the etching process above, the substrate 1 is etched by etching gas different from that used for the piezoelectric layer 4, the lower electrode layer 3, and buffer layer 2 in Fig. 12. The same gas undesirably etches the layers 2, 3, and 4 due to intrusion of the gas from their sides. For example, gas containing CF₄ and Ar is used for the layers 2, 3, and 4, and gas containing SF_6 , O_2 , and C_4F_8 is used for the substrate 1. This enables the substrate 1 to be etched in the vertical downward direction in Fig. 13 with no harm to the base portion 4a of the piezoelectric layer 4, after the layers 2, 3, and 4 are etched away. [0018] In the final process shown in Fig. 14, the second resist film 8 is removed by oxygen-ashing or other methods (STEP 11 of Fig. 3). As described above, the angular velocity sensor shown in Fig. 1, in which the piezoelectric layer 4 has the base portion 4A extending outwardly at its lower side of the periphery, is provided. [0019] In the method described above, the silicon substrate 1 is dry-etched in a vertical downward direction, since the portion of the substrate 1 beneath the base portion 4a formed at the lower portion of the piezoelectric layer 4 is not etched. Under the consideration that the upper layer 5, the lower layer 3, and the piezoelectric layer 4 are stacked over only one surface of the substrate 1, it may be necessary to decrease the mass of the other surface of the substrate 1 to bring the substrate 1 into balance.

[0020] In this case, the substrate 1 may be etched so as to slender toward its bottom, as shown in Fig, 15, with etching gas containing SF $_6$ and O $_2$ increased and C $_4$ F $_8$ decreased. The gas allows the substrate 1 to have strongly-etched surface opposite to the surface having the buffer layer 2 thereon, thus tapering off the substrate 1 toward its bottom, as shown in Fig. 15.

[0021] As mentioned above, the single angular velocity sensor is described. The case in which plural sensors are simultaneously formed will be described.

[0022] Fig. 16 illustrates a dry-etching process of a silicon substrate 13. The substrate 13 to be etched is bonded to a glass-made dummy substrate 14 through a bonding member 15. The bonding member 15 is formed of material having a color different than the silicon sub-

strate 13, for example, paste containing white alumina particles. Removing an unnecessary surface of the substrate 13 by dry-etching exposes the colored bonding member 15, which shows completion of etching at a glance. After the silicon substrate 13 is etched, angular velocity sensors 16 are separated into individual pieces. Before the separation, the dummy substrate 14 securely holds the individual pieces of the angular velocity sensors_16_through the bonding member_15_so_as_not_to allow the sensors to come apart. Another advantage is that the dummy substrate 14 made of glass has an exposed surface unaffected by the etching gas while the substrate 13 is being etched or after the substrate 13 is etched, thereby providing etching with high consistency. In the process, a resist film 12 is disposed on the substrate 13.

[0023] According to the embodiment, the buffer layer 2 allows the piezoelectric layer 4 to be securely bonded to the silicon substrate 1 via the lower electrode layer 3. The lower electrode 3 may be formed of platinum (Pt) containing 1 to 15% of tinanium (Ti), and thus, the mixed Ti is aligned in a manner identical to a lattice constant of the piezoelectric layer 4 on the Pt-layer. The lower electrode layer 3 can securely hold the buffer layer 2 without the buffer layer 2. An angular velocity sensor which does not have the buffer layer 2 is manufactured by the method above, in which the process of forming the buffer layer 2 is simply omitted from the procedure. [0024] An angular velocity sensor is described as just an example of piezoelectric devices according to the embodiment, but it is not limited to the sensor. The present invention can be applicable to any piezoelectric devices including an piezoelectric body, such as a sensor, an actuator, a memory, and an optical switch, as long as the device has electrodes and a piezoelectric layer 4 sandwiched between the layers, and as long as the device utilizes a change in characteristics, e.g. a warp, and a change in permittivity, of the piezoelectric layer 4 caused by a of voltage applied to the electrodes.

INDUSTRIAL APPLICABILITY

[0025] A piezoelectric device of the present invention, as described above, includes a piezoelectric layer having an outwardly extending base portion formed at its lower of its periphery. This arrangement allows the piezoelectric layer, a lower electrode layer, and a buffer layer underlying have areas larger than the area of an upper electrode layer. The layers contact a substrate through the large area, thus having an enhanced strength in bonding. The base portion lengthens a creeping distance between the upper and lower electrode layers, thus protecting the electrode layers from short-circuiting between the electrode layers.

40

5

10

15

20

25

30

35

40

45

50

55

Claims

- A piezoelectric device comprising:
 - a substrate;
 - a lower electrode layer disposed over said substrate;
 - a piezoelectric layer disposed on the lower electrode layer, said piezoelectric layer including a base portion extending outwardly on said lower electrode layer;
 - an upper electrode layer disposed on said piezoelectric layer.
- The piezoelectric device of claim 1, wherein said substrate has a tuning-fork shape.
- The piezoelectric device of claim 1, further includes a buffer layer disposed on said substrate.
- 4. The piezoelectric device of claim 3, wherein said buffer layer contains at least one of NiO, CoO, MgO, and Ti, said lower electrode layer contains Pt, said piezoelectric layer contains lead titanate zirconate, and said upper electrode layer contains Au.
- The piezoelectric device of claim 2, wherein said piezoelectric layer is thicker than said buffer layer, said upper electrode layer, and said lower electrode layer.
- 6. The piezoelectric device of claim 1, wherein said lower electrode layer is formed of Pt including 1 to 15% of Ti mixed therein, said piezoelectric layer contains lead titanate zirconate, and said upper electrode layer contains Au.
- The piezoelectric device of claim 6, wherein said piezoelectric layer is thicker than said buffer layer, said upper electrode layer, and said lower electrode layer.
- **8.** A method of manufacturing a piezoelectric device, comprising the steps of:
 - stacking a buffer layer on a substrate, a lower electrode layer on the buffer layer, a piezoelectric layer on the lower electrode layer, and an upper electrode layer on the piezoelectric layer; forming a first resist film on the upper electrode layer;
 - etching a portion of the piezoelectric layer uncovered with the first resist film exclusive of a lower portion of the piezoelectric layer toward the lower electrode;
 - stripping off the first resist film;
 - forming a second resist film on the upper electrode layer covered with the first resist film and

- on a surface of the lower portion of the piezoelectric layer; and
- etching portions of the buffer layer, the lower electrode layer, and the piezoelectric layer to expose a surface of the substrate, the portions being uncovered with the second resist film.
- The method of claim 8, wherein the buffer layer contains at least one of NiO, CoO, MgO, and Ti, the lower electrode layer contains Pt, the piezoelectric layer contains lead titanate zirconate, and the upper electrode layer contains Au.
- 10. The method of claim 8,
 - wherein the substrate contains Si, and wherein said step of etching portions of the buffer layer, the lower electrode layer, and the piezoelectric layer uncovered with the second resist film comprises the sub-steps of:
 - etching the buffer layer, the lower electrode layer, and the piezoelectric layer by first etching gas; and
 - then, etching the buffer layer, the lower electrode layer, and the piezoelectric layer by second etching gas.
- 11. The method of claim 10, further comprising the step of:
 - etching the substrate so as to increase an etched portion thereof toward a surface thereof opposite to a surface thereof on which the buffer layer is disposed.
- 12. The method of claim 10, wherein said step of etching the substrate-comprises the sub-step of etching the substrate having a dummy substrate bonded thereto, with a bonding member, on the surface thereof on which the buffer layer is disposed surface.
- 13. The method of claim 12, wherein the dummy substrate is made of glass, and the bonding member has a color different from a color of the substrate.
- 14. A method of manufacturing a piezoelectric device, comprising the steps of:
 - stacking a lower electrode layer on a substrate, a piezoelectric layer on the lower electrode layer, and an upper electrode layer on the piezoelectric layer;
 - forming a first resist film on the upper electrode layer;
 - etching a portion of the piezoelectric layer uncovered with the first resist film exclusive of a lower portion of the piezoelectric layer toward

5

ISDOCID: <EP_____1357611A1_I_>

setian i kuri

5000年7月

the lower electrode; stripping off the first resist film; forming a second resist film on the upper electrode layer covered with the first resist film and a surface of the lower portion of the piezoelectric layer; and etching away portions of the piezoelectric layer and the lower electrode layer to expose a surface of the substrate, the portions being uncovered with the second resist film.

10

15. The method of claim 14, wherein the lower electrode layer contains Pt, the piezoelectric layer contains lead titanate zirconate, and the upper electrode layer contains Au.

15

16. The method of claim 14.

wherein the substrate contains Si, and wherein said step of etching away the portions of the piezoelectric layer and the lower electrode layer comprises the sub-steps of:

etching the piezoelectric layer and the lower electrode layer by first etching gas, and then, etching the piezoelectric layer and the lower electrode layer by second etching gas.

17. The method of claim 16, further includes the step of:

etching the substrate so as to increase an etched portion thereof toward a surface thereof opposite to a surface thereof on which the lower electrode layer is disposed.

18. The method of claim 17, wherein said step of etching the substrate comprises the sub-step of etching the substrate having a dummy substrate bonded thereto, with a bonding member, on the surface thereof on which the lower electrode layer is disposed.

00

19. The method of claim 18, wherein the dummy substrate is made of glass, and the bonding member has a color different from a color of the substrate. 40

45

50

55

6

)OCID: <EP____1357611A1_I_>

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14







FIG. 15





14



EP 1 357 611 A1

Reference Numerals

1	Substrate
2	Buffer Layer
3	Lower Electrode Layer
4	Piezoelectric Layer
4a	Base Portion
5	Upper Electrode Layer
5a	Exciting Electrode
5 b	Detecting Electrode
6	Axially Electrode
7	First Resist Film
3	Second Resist Film
10A	Arm
10B	Arm
12	Resist Film
13	Silicon Substrate
l 4	Dummy Substrate
15	Bonding Member
.6	Angular Velocity Sensor

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP02/08056

C	CONTRACTOR OF CHILD AND A CONTRACTOR OF CHILD					
	SIFICATION OF SUBJECT MATTER .C1 ⁷ H01L41/09, 41/24, G01P9/0	04, G01C19/56				
According to International Patent Classification (IPC) or to both national classification and IPC						
(- : : - : -	S SEARCHED					
	locumentation scarched (classification system follows					
Int.	C1 ⁷ H01L41/09, 41/24, G01P9/0					
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched						
Jitsuyo Shinan Koho 1922-1996 Jitsuyo Shinan Toroku Koho 1996-2002 Kokai Jitsuyo Shinan Koho 1971-2002 Toroku Jitsuyo Shinan Koho 1994-2002						
Electronic of JOIS	lata base consulted during the international search (na.	me of data base and, where practicable, sea	rch terms used)			
C. DOCU	MENTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where a	ppropriate, of the relevant passages	Relevant to claim No.			
Х	JP 2001-88301 A (Seiko Epso	n Corp.),	1,3			
Y A	03 April, 2001 (03.04.01), Full text; Fig. 3		2,4-7			
A.	(Family: none)		8-19			
x	JP 6-347471 A (Canon Inc.),		1 2			
Ŷ	22 December, 1994 (22.12.94)	,	1,3 2,4-7			
A	Full text (Family: none)		8-19			
Y	US 6010919 A (Nippon Soken, 04 January, 2000 (04.01.00), Full text; Figs. 1 to 4 & JP 9-330892 A Full text; Figs. 1 to 4 & DE 19715194 A	Inc.),	2			
(V) Further	er documents are listed in the continuation of Box C.					
<u> </u>		See patent family annex.				
Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance cartier document but published on or after the international filing date.		fater document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive				
	int which may throw doubts on priority claim(s) or which is establish the publication date of another citation or other	step when the document is taken alone document of particular relevance; the ci				
special	reason (as specified)	considered to involve an inventive step	when the document is			
means "P" document published prior to the international filing date but later "A" document member of the same patent family						
than the priority date claimed Date of the actual completion of the international search		Date of mailing of the international search	h report			
07 November, 2002 (07.11.02)		19 November, 2002 (
Name and -	ailing address of the ISA/	Authorized officer				
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer				
Facsimile No		Telephone No.				
Form PCT/	SA/210 (second sheet) (July 1998)					

17

EP 1 357 611 A1

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP02/08056

		10170	202/08036
C (Continua	ation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relev	ant passages	Relevant to claim No.
Y	JP 2001-223404 A (Seiko Epson Corp.), -17 August, 2001 (17.08.01),		3,4
	Par. Nos. [0016] to [0018] (Family: none)		
Y	EP 675355 A (NGK Insulators, Ltd.), 04 October, 1995 (04.10.95), Columns 7, 8 & US 5698931 A & US 5825119 A & JP 7-301594 A		4,6
	Par. Nos. [0014] to [0015]		
			ļ !
		V	·
	•		
		•	
.			
	•		
		ļ	
[[
			*
E- POTE	SA/210 (continuation of second cheet) (July 1998)		

Form PCT/ISA/210 (continuation of second sheet) (July 1998)

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING

— MAGE COT OFF AT TOT, BOTTOM OK SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
TREFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ other:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.